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ABSTRACT In this letter, a new ovonic threshold switch (OTS) device based on simple binary
Boron–Tellurium (B–Te) film is developed and implemented in series with the source region of a tran-
sistor. The newly developed B–Te-based device shows excellent characteristics such as low operating
voltage, low leakage current, abrupt turn-on/off slope, fast switching speed, high endurance, and high
thermal stability. Due to the great properties of the B–Te OTS device, the implemented transistor exhibits
subthreshold swing less than 10 mV/dec and high on/off current ratio greater than 105. Moreover, we
present a direction of implementing an ideal transistor based on simulation results explaining the effect
of off-state resistances and threshold voltages of the OTS devices on the IDS-VGS characteristics of the
implementer transistor.
INDEX TERMS Threshold switching, field-effect transistor, steep slope, subthreshold slope, ovonic
threshold switch.
I. INTRODUCTION
To achieve an ultra-low power FET, a transistor with
extremely steep subthreshold swing (SS) less than
10 mV/dec, low leakage current and low operating bias
must be developed. However, the fundamental limitation
of the SS in a conventional MOSFET is 60 mV/dec at
room temperature by Boltzmann’s theory which acts as
a huge barrier for lowering the operation voltages [1], [2].
To overcome this barrier, a concept of hyper-FET based
on insulator-to-metal transition (IMT) material (VO2) was
reported which showed enhanced SS less than 8 mV/dec.
However, hyper-FET has difficulties in achieving low leak-
age current and low operating bias condition which come
from the electrical characteristics of the VO2 [3]. To solve
these problems, many groups have proposed replacing the
VO2 with an electrochemical metallization (ECM) type
threshold switching (TS) device with an extremely high
off-state resistance [4]–[6], but this type of device also has
problems such as the voltage-time dilemma and the slow
turn-off speed which hinder its practical application as a
transistor [7], [8].
Recently, Ovonic Threshold Switch (OTS) devices which
exhibit fast switching speed and low leakage current have
attracted much attention as devices that can replace the other
TS devices [9]–[13]. However, these devices cannot be used
to implement a steep slope transistor due to their material
complexity, high operating voltage, and low thermal stability
issues.
In this letter, we first demonstrate a Boron-Tellurium
(B-Te) based binary OTS device [14] with excellent char-
acteristics such as low operating voltage, low leakage
current, sharp switching slope, fast switching speed, high
endurance, and high thermal stability. Subsequently, we
present a steep slope field-effect transistor (FET) using the
newly developed OTS device instead of the VO2 device in
the concept of hyper-FET. Thanks to the great properties of
the B-Te based OTS devices, the newly implemented tran-
sistor shows subthreshold slope (SS) less than 10 mV/dec
and high on/off current ratio greater than 105. In addi-
tion, a direction to achieve an ideal transistor is provided
based on simulation results demonstrating the effect of
off-state resistances and threshold voltages of the OTS
devices on the IDS-VGS characteristics of the implemented
transistor.
II. EXPERIMENTS
A newly developed TS device is connected in series with the
source side of a transistor, whose gate length is 0.5 µm. For
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FIGURE 1. (a) DC I-V characteristics of W/B-Te/W device showing high
on/off current ratio. (b) Turn-on and (c) turn-off transition time of the
device faster than 10 ns measured using oscilloscope.
the TS device, we fabricated a W/B-Te/W stacked structure
of device using a flat W wafer patterned with cell size of
(30 nm)2. For the TS layer, a 12-nm-thick Te-rich boron
telluride film (B0.25-Te0.75) was deposited on the prepared
wafer by adopting a co-sputtering process using Boron and
Tellurium targets. The top W electrode was deposited on the
B-Te film by a sputtering process using a tungsten target.
III. RESULTS AND DISCUSSION
Fig. 1 shows the electrical properties of our new B-Te based
OTS device. Fig. 1 (a) illustrates the DC current-voltage
(I-V) characteristics of the B-Te based OTS device which
exhibits stable threshold switching behaviors at a current
compliance of 500 µA. The device is initially in high resis-
tance state (OFF-state) which suppresses its leakage current
flow at low electric field effectively. However, when an
external voltage larger than a specific voltage value called
threshold voltage (VTh,OTS) is applied on the top W elec-
trode, the OTS phenomenon [15], [16] is triggered in the
B-Te switching layer and thus the abrupt current transition
FIGURE 2. Reliability test results of the B-Te based OTS device
showing (a) high AC endurance up to 108 cycles and (b) high thermal
stability up to 450 ◦C.
occurs. By this transition, the resistance of the device
suddenly drops by several orders of magnitude. This low
resistance state (ON-state), however, is no longer retained
when the applied voltage is reduced to a low level and returns
to the initial high resistance state. The on-state to off-state
current ratio (ION/IOFF) of the B-Te based device resulting
from this OTS phenomenon is about 105 as shown in the fig-
ure. Figs. 1(b) and (c) provide information about turn-on/off
transition speed of the device measured using oscilloscope.
Both of the turn-on/off transition speeds are measured to be
faster than 10 ns. This fast switching behavior is due to the
electronic nature of the OTS transition that does not involve
atomic rearrangements or structural changes [17], [18].
Fig. 2 provides information about the stability of the
device under electrical and thermal stresses. The endurance
test result shown in Fig. 2 (b) demonstrates the ability of
the device to endure 108 AC cycles with 500 ns program
and read speeds without significant degradation. The high
stability of the device which exhibits no significant degrada-
tion in electrical properties even after the annealing process
of 450◦C/30 min is shown in Fig. 2 (c).
The newly developed B-Te based OTS device is imple-
mented in series with the source region of a normal
nMOSFET with gate length and width of 0.5 µm and 5 µm,
respectively, in order to reduce the SS of the transistor.
Fig. 3 (a) shows simplified schematics of the transistors with-
out/with the B-Te based OTS device. The drain current versus
gate voltage (IDS-VGS) characteristics for a transistor with-
out the OTS device and with the OTS device are shown in
Fig. 3(b) and (c), respectively. A fixed drain voltage of 0.8 V
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FIGURE 3. (a) Simplified schematics of transistors without/with the B-Te
based OTS device. IDS-VGS characteristics of a transistor (b) without the
B-Te based OTS device and (c) with the device. Steep SS of 10 mV/dec and
high on/off current ratio of 105 were confirmed in the implemented
transistor.
larger than VTh,OTS (0.75 V) is applied during the IDS-VGS
sweep. The transistor without the OTS device exhibits nor-
mal nMOSFET operation with SS of 90 mV/dec. On the
other hand, the transistor with the OTS device show SS
less than 10 mV/dec and high ION/IOFF greater than 105
at low supply voltage condition (VDD = 0.8 V) due to the
abrupt transition and low leakage current properties of the
OTS device. Compared to the conventional transistor which
shows ION/IOFF less than 102 under the same ION and sup-
ply voltage conditions, our new transistor exhibits leakage
current reduced by three orders of magnitude.
Despite significant improvements achieved by using our
new B-Te based OTS device, the leakage current and the
applied drain voltage of the implemented transistor should
be reduced to sub-pA/µm and below 0.3 V respectively
for ultra-low power applications [19]. To achieve extremely
low leakage current, the off-state resistance of the OTS
device (ROFF, OTS) must be significantly increased. We
evaluate the ROFF,OTS requirements to realize a transistor
FIGURE 4. Simulated IDS-VGS characteristics of a transistor (a) without
any external device and (b) with OTS devices having different off-state
resistances. Extremely high on/off current ratio greater than 107 was
confirmed for transistor with OTS device having ROFF,OTS of 50 G and
VTh,OTS less than 0.3 V at near-threshold operation condition.
with a sub-pA/µm leakage current through simulations
performed using a program that calculates current-voltage
characteristics of various transistors. Fig. 4 (a) shows
a simulated IDS-VGS characteristic of a normal transistor with
SS of 90 mV/dec. Based on this transistor, we simulate IDS-
VGS characteristics of transistors with OTS devices having
different off-state resistances connected to the source side,
as shown in Fig. 4(b). According to our simulation result,
ROFF,OTS larger than 50 G ensures the transistor leakage
current of sub-pA/µm at any operating bias condition. In
addition, to reduce the applied drain voltage, the VTh,OTS
should be lowered as shown in Fig. 4 (c) because a VDS
smaller than VTh,OTS cannot provide enough voltage to turn-
on the OTS device by voltage division. As described in the
figure, the low power transistor with the OTS device having
ROFF,OTS of 50 G and VTh,OTS slightly less than 0.3 V
can exhibit extremely high ION/IOFF greater than 107 even
at the near-threshold operation condition (VDD < 0.3 V).
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IV. CONCLUSION
We have developed a B-Te based OTS device and imple-
mented it to a normal MOSFET to reduce its SS for low
power applications. The B-Te based OTS device exhibited
excellent properties such as low leakage current, abrupt
turn-on/off slope, fast switching speed, high endurance, and
high thermal stability. These great properties enabled the
implemented transistor to have a steep SS of 10 mV/dec
and high ION/IOFF ratio greater than 105. In addition, we
confirmed through simulations that a direction to achieve
an ideal low power transistor in this concept is to develop
OTS devices with ROFF greater than 50 G and VTh lower
than 0.3 V.
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